



Chandigarh Subsection



One Day National Seminar

on

Semiconductor Technology: Trends and Challenges

In technical collaboration with IEEE Chandigarh Subsection and ISSE Chandigarh Chapter

Supported by: Technical Education Quality Improvement Programme (TEQIP)-III

May 12, 2018

TECHNICAL SCHEDULE

	Registration	09:00-09:30
Welcome Address	Arun Kumar Singh, Coordinator, Seminar	09:40-09:45
	Neelu Jain, Head, ECE Dept.	09:45-09:50
	H S Jatana, President, ISSE Chandigarh Chapter	09:55-10:00
Lecture 1	H S Jatana, SCL Mohali <i>Semiconductor Technology – Opportunities & Challenges (India Perspective)</i>	10:00-11:00
	Tea Break	11:00-11:15
Lecture 2	Satinder K Sharma, IIT Mandi <i>F RAM and EUV- Resists: Changing the Integrated Circuits Fab. Landscape for Next Generation Technology node</i>	11:15-12:15
	Lecture 3	Avinash Singh, SCL Mohali <i>SOI Technology</i>
	Lunch Break	13:15-14:15
Lecture 4	Manish K Hooda, SCL Mohali <i>Compound Semiconductor Technologies: Applications and Process Approach</i>	14:15-15:15
	Lecture 5	D S Rawal, SSPL Delhi <i>Recent trends in Wide Bandgap Device Technology for Microwave Applications</i>
		Tea Break
Lecture 6	Krishan Kumar, SCL Mohali <i>Advance Packaging Technologies: for CMOS Devices</i>	16:30-17:30
	Valedictory and Certificate Distribution	17:30-17:50
	Vote of Thanks	17:50-18:00